Prefetch buffer
From Wikipedia, the free encyclopedia
Image:Random-access-memory-insidepc3520.JPG
The prefetch buffer is a memory cache located on modern RAM modules which stores data before it is actually needed. In addition to increased operation frequencies, decreased heat production, and increased latency, and increased bandwidth, the width of the prefetch buffer is improved with each successive standard of modern DDR SDRAM modules:
- DDR SDRAM's prefetch buffer width is 2-bit.
- DDR2 SDRAM's prefetch buffer width is 4-bit.
- DDR3 SDRAM's prefetch buffer width is 8-bit.
